Abstruct-Built-in self-testing requires test response streams from many observation points to be merged (space compaction) and compressed (time compaction) into a short signature. The compaction circuits should be transparent to error propagation in order to minimize aliasing, which occurs when a faulty response maps to the fault-free signature. We investigate the use of multiplexed parity trees (MPT's) for zero-aliasing space compaction. MPT's combine the error propagation properties of multiplexers and parity trees, and ensure zero aliasing via multistep compaction. We present two design techniques based on MPTs-output selection and fanout insertion-that eliminate aliasing for both deterministic and pseudorandom test sets. Our experiments with the ISCAS benchmark circuits show that zero aliasing can be achieved with small test sets and moderate hardware overhead. We also demonstrate that a very high percentage of single stuck-line faults in the compaction circuit are detected by the test patterns applied to the circuit under test.
space compaction include quadratic functions [ 111, output data modification [14] , parity trees [18] , and programmable space compaction [ 191, [22] . These techniques use probabilistic error models and search techniques such as genetic algorithms; however, aliasing-free compression is not guaranteed and the error models may not adequately reflect the faulty behavior of the circuit under test.
One way to handle test responses from a large number of observable test points is to replace the space compactor of Fig. 1 by a k-way multiplexer and apply the test set 7 k times. Although this is often done for compression schemes that are designed for single-output circuits, it leads to a k-fold increase in the test application time. The test time is already high for another reason-7 is typically a pseudoexhaustive or pseudorandom test set generated by a linear-feedback shift register (LFSR) [l] . The test time can be decreased substantially if the "reduced' test sets generated by a typical ATPG program are used; this approach achieves 100% fault coverage with far fewer test patterns. A number of ISCAS benchmark circuits [3] can be tested for all single stuck-line (SSL) faults with very few test patterns. For example, c880 requires at most 18 test patterns and c6288 can be tested with only 12 patterns [SI. We are interested here in test methods that can use such reduced test sets, as well as the more usual LFSR-derived tests. In addition, we would like to eliminate entirely any aliasing due to response compaction. In this paper, we introduce multiplexed parity trees (MPT's) for space compaction. MPT's provide aliasing-free compaction by combining the error propagation properties of multiplexers and parity trees. We also introduce the concept of sequenlial or multistep compaction, which allows error propagation in multiple time-steps, and describe two techniques that use sequential compaction to ensure zero aliasing. Sequential compaction is related to sequential transparency, a term introduced in [ 151 to study test propagation through modules by applying a sequence of values to their control inputs.
The organization of the paper is as follows. In Section 11, we discuss fault sensitization parity, and present experimental data showing that space compaction using parity trees 0278- The ISCAS c17 benchmark circuit with a minimal test set 7 for all introduces very little aliasing. Section I11 presents a test generation approach that often achieves zero aliasing with parity trees. In Section IV, we describe two MPT-based compaction techniques, namely output selection and fanout insertion, that guarantee zero aliasing. Finally, Section V presents extensive experimental results to demonstrate that the parity tree can be adequately tested for SSL faults with the test patterns applied to the circuit under test.
PARITY TREE COMPACTION
We first present experimental data showing that most SSL faults in the ISCAS combinational benchmark circuits are sensitized to an odd number of primary outputs. This suggests that a parity function is a good candidate for a space compaction circuit. We study the resulting parity compaction approach, which compresses a k-bit test response stream to a 1-b stream. Reddy et al. [ I S ] have previously studied space compaction using parity, but they have not addressed the problem of eliminating aliasing.
Test generation programs are typically designed to produce tests that create a sensitized path from a fault site to a single observable output. If every test behaved this way, then we could combine all the outputs of a k-output circuit using a space compactor that implements the (even or odd) parity function z = z1 @ 2 2 @ . -@ zk. Every error appearing on some z, would then be transferred to z , thus guaranteeing detection at the output z of the parity generator. However, we would expect some tests to propagate errors to m > 1 primary outputs. If m is odd, the fault will still be detected at x. Aliasing occurs if m is even for all tests that detect a particular fault. We therefore pose the question: How many faults are sensitized to an even number of primary outputs by every test pattern that detect them? The following discussion addresses this question.
A test pattern t is odd-sensitizing for a fault f in a multipleoutput circuit if it causes error propagation from f to an odd number of primary outputs. A test set 7 is odd-sensitizing for a fault f if there exists at least one test pattern t in 7 that is odd-sensitizing for f . The fault f is then said to be oddsensitized by 1. A fault that is not odd-sensitized is called even-sensitized. A test set 7 is odd-sensitizing with respect to a set of faults F if it is odd-sensitizing for every fault f in F . ISCAS   benchmark  circuit  c17  c432  c499  c880  c1355  c1908  c2670  c3540  c5315  c6288  c7552   ISCAS   benchmark  circuit  c17  c432  c499  c880  c1355  c1908  c2670  c3540  c5315  c6288  c7552   Number  of test  patterns  4  48  59  30  95  129  75  113  59  23   88   Number  of test  patterns  5  61  63  66  87  127  127  174  137   40   236   Number of  detectable  faults  22  520  750  942  1566  1870  2628  3287  5291 For example, the ISCAS benchmark circuit c17 shown with a minimal test set in Fig. 2 Table I , indicate that even-sensitized faults seldom occur, and that on average, 97.7 and 99% of the faults are odd-sensitized by COMPACTEST and ATALANTA, respectively. The CPU times required to identify the evensensitized faults are also listed. These results show that parity compaction provides very high fault coverage. It follows that in order to always achieve zero aliasing, we have to eliminate the small number of even-sensitized faults. This can be done either by altering the test set (onestep compaction) or by modifying the parity tree (multistep compaction). In the following section, we address the problem of generating a test set that guarantees odd sensitization for all SSL faults.
ONE-STEP COMPACTION
Let 7 be a (reduced) test set that covers all the detectable faults F in a circuit. If 7 is not odd-sensitizing with respect to F , we can expand it to a larger test set 7' that is oddsensitizing with respect to F . Consider the c17 circuit once again, which has the minimal test set I = (t15, t 2 1 , t26, t~s } shown in Fig. 2 . To detect the even-sensitized fault y s-a-1, we add a test f g for y s-a-1 such as 5 1 2 2 2 3 5 4 2 5 = 01001 to obtain 7' = 7 U { t 9 } . This complete odd-sensitizing test set for the c17 circuit was obtained in ad hoc fashion. An algorithmic approach for generating an odd-sensitizing test set for any circuit is suggested by the following theorem. 
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It is easily seen that a complete test set for the faults in G* is an odd-sensitizing test set with respect to the faults in C. Thus we can use the following straightforward procedure to derive an odd-sensitizing test set for the faults in C.
Procedure ODD-TESTS: To generate an odd-sensit izing test set for the faults in C:
1) Connect a k-input panty checker to the outputs of C to form a single-output circuit C* .
2) Derive a complete, reduced test set 7* for C* using any suitable ATPG procedure; I* is an odd-sensitizing test set for the faults in C. For the c17* circuit derived from c17, the input patterns 7* = {ts, t 3 , t 3 1 , t 1 8 , t27, tlz} form a complete test set. Therefore, they form an odd-sensitizing test set for all faults in c17. This test generation approach to zero aliasing has the advantage that it is simple, can be easily automated, and does not require any circuit modification or special test-application hardware. For the c432 and c6288 circuits, zero aliasing can be achieved with complete test sets consisting of 69 and 41 patterns, respectively (see Table 11 ).
The procedure ODD-TESTS has two drawbacks, however. The circuit G can contain faults that are even-sensitized by an exhaustive test set. Such detectable faults in C are undetectable in the modified circuit C*. This implies that ODD-TESTS cannot, by itself, be guaranteed to find an odd-sensitizing test set for every circuit. The second problem with procedure ODD-TESTS is that most ATPG programs backtrack excessively when they encounter a parity circuit with high fanin [2] . This was corroborated by experiments that we carried out by applying the procedure to some of the ISCAS 85 circuits. These experiments (Table 11) demonstrate that ODD-TESTS introduces a small loss of fault coverage. For example, the cl355 circuit contains only 8 even-sensitized faults for a particular reduced test set (Table I) . However, when test generation was carried out for the c1355* circuit, no test was found for 24 faults, or 1.45% of the detectable faults. In the c499 circuit, there are 63 even-sensitized faults in Table I ; we can reduce this number to 24 by applying ODD-TESTS, but we cannot eliminate aliasing altogether.
This motivates the need for design techniques that guarantee zero aliasing. Two such techniques, based on multiplexed parity trees, are presented in the next section.
IV. MULTISTEP COMPACTION
We now present multiplexed parity trees (MPT's), describe two MPT-based methods for zero-aliasing space compaction, and estimate the associated area overhead for the ISCAS benchmark circuits.
Multiplexed Parity Trees
A multiplexed parity tree M , shown in 
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Even-sensitized We use the sensitization table to find a (minimal) sensitization cover, i.e., a (minimal) set of primary outputs to which every fault is sensitized. We then introduce AND gates and control inputs in the multiplexed parity tree corresponding to the lines in the sensitization cover. Consider the example circuit of Fig. 7(a) , where the sensitization table for an exhaustive test set is shown in Fig. 7(b) . The minimal cover for this table is either ( 2 2 ) or { z 3 } , from which we select { z 3 } . In general, the problem of finding the optimal sensitization cover C is equivalent to the NP-hard set covering problem [6]. We have implemented a fast, heuristic covering procedure FIND-COVER which is described in Fig. 8 . Tables Ill and IV present the results of applying FIND-COVER to the ISCAS benchmark circuits for reduced and pseudorandom test sets. (The number of test patterns is listed in Table I .) The area overhead is calculated using the weighted gate count metric, and includes the cost of the multiplexed parity tree as well as the logic required to generate its control inputs. The total overhead is less than 8% for most circuits, and for many, especially the larger ones, it is less than 5%. The experimental results also show that the overhead depends on the choice of the test set. A procedure FANOUT-INSERTION for adding fanout branches is given in Fig. 9 , and applied to the 74 180 circuit in Fig. 10 . It selects the maximal element of each dominance chain, i.e., it forms the smallest set Q of lines such that every line in the circuit is dominated by at least one line in this set. If IQ1 = U, we add v fanout branches, U two-input AND gates, and U auxiliary primary outputs to the circuit. Even-sensitization is now eliminated if the modified circuit is tested in v + 1 steps. In Tables V and VI We next show that FANOUT-INSERTION ensures zero aliasing in the space compaction process. Every fault that is odd-sensitized in the original circuit generates an error that is propagated to the output of the space compactor when cJ = 0, Consider a line 1; such that there is a path from Zr to a primary output via l j . If a fault on 1; is odd-sensitized when there is no fanout branch then it remains odd-sensitized in the modified circuit since c j can be set to 0.
For most circuits, the size of Q , the set of maximal lines in the chains, is small, and therefore the hardware overhead to ensure zero aliasing is modest. We have applied FANOUT-INSERTION to the ISCAS combinational benchmark circuits using the reduced test sets of Table I . The results for test sets generated by COMPACTEST, including the total CPU time for the identification of even-sensitized faults and fanout insertion, are given in Table V(a). The area overhead is estimated by the weighted gate count (gate count multiplied by the average fanin) assuming a 5-gate realization of a flip-flop [20] . The overhead for the multiplexed panty tree consists of a ( k + w)-input parity tree, v 2-input AND gates, and the logic required to generate the control signals c1, c2, . * . , e,.
The overhead figures for a k-input parity tree are also listed. For four of the benchmark circuits--c1908, ~3 5 4 0 , c6288, and c7552-the total overhead is very low (less than 5%). For two other circuits, c880 and ~1 3 5 5 , the total overhead is less than 10%.
Although the overhead is very high for the c499 circuit due to its relatively high fraction of even-sensitized faults, it can be reduced by a different choice of the test set. To demonstrate this, we applied FANOUT-INSERTION to the ISCAS circuits with test patterns generated by ATALANTA. The results, shown in Table V (b) , indicate that the overhead does indeed depend on the choice of the test set. In all cases, the larger test sets generated by ATALANTA reduced th'a area overhead. In the c499 case, ATALANTA produced more tests, but the overhead for fanout insertion dropped from over 100% to less than 33%.
We also applied FANOUT-INSERTION to some IlSCAS circuits for pseudorandom test sets generated using FSIM. The results, shown in Table VI, show that the area overhead for the c499 circuit is considerably reduced if a pseudorandom test set is used. On the other hand, the area overhead for c880, which is less than 7% for the reduced test set of Table I , is now increased more than four times.
In general, output selection is more practical than fanout insertion since the latter requires some redesign to add fanout branches; it also requires additional test observation points. However, for many circuits (sec Table V) , only one extra fanout branch is needed so the hardware overhead is quite low. For a few circuits such as c6288 and c3540, the overhead for fanout insertion is less than that for output selection.
v. TESTING THE COMPACTION CIRCUIT
In this section, we examine the following question: Given a test set 7 for the circuit under test (CUT), how many faults in the multiplexed parity tree M are detected by I? We make the assumption of single fault occurrence, i.e., SSL faults in M are not associated with faults in the CUT. We also restrict ourselves to faults on the inputs of the exclusive-or gates in M . The s-a-0 faults on the AND gates of M are equivalent to s-a-0 faults on the exclusive-or gates.
Consider a fault f = 1 s-a-d in M . If there exists an input pattern in I that places a d' on 1, then the fault effect, D or D , is propagated to the output of the parity tree. This implies that f 's signature differs from the fault-free signature, and the fault is detected. Let 1 be the parity of T primary outputs, i.e.,
If there exists t; E 7 that makes an odd number of the xi,'s 1 (1 5 J' 5 T ) , then the fault 1 s-a-0 is detected. Similarly, if there exists ti E 7 that makes an even number of the z i J ' s 1, then the fault 1 s-a-1 is detected. Fig. 11 presents an example of an undetectable fault (1 s-a-1) in the parity tree. Because of the relation between z1 and z2 (22 = z i ) , it is not possible to make I = 0, and hence the fault cannot be detected. In this example, untestability is a result of the structure of the circuit. In many cases, untestability is due to the choice of the test set. For example, if a 4-b ripple-carry adder is tested using 8 test patterns (Table VII) , and the outputs are combined as in Fig. 12 , the fault 1 s-a-0 is untestable, since 1 = s1@s2@s3@s4 is 0 for every test pattern.
However, since the detection of 1 s-a-d requires the existence of at least one test pattern that places a value cl' on I, it might be expected that most faults in M are detected. Table VI11 demonstrates that this is indeed the case for the ISCAS 85 circuits when reduced test sets generated by ATALANTA (z) and COMPACTEST ( 7 2 ) are applied, as well as when pseudorandom test patterns generated by FSIM ( 7 3 ) arc applied. Except once (for c5315 with 7 2 ) , 100% coverage is obtained for the faults in M . We also list the number of test patterns that are required to detect these faults. In all cases, a small number of test patterns is adequate to detect the faults in M .
Note that FSIM is a parallel pattern fault simulator, and in our experiments we set the word size to 32. This explains why the entries in the last three columns of the table (except for c53 15 with I 2 where all patterns are applied) are multiples of 32.
We next address the problem of testing the parity tree when the primitive elements are not exclusive-or gates, but are elementary gates-AND, OR, NAND, and NOR. In addition to detecting SSL faults on the inputs and the output of an exclusive-or module, we also have to detect all the "internal" faults. Any realization of a 2-input exclusive-or function requires four tests, i.e., all four input combinations have to be applied (Lemma 5 of [9] ). This is equivalent to testing a parity tree composed of exclusive-or gates under a general fault model [12] .
We enumerated the fault-free responses of four ISCAS circuits-c432, c499, c880, and c6288 for the reduced tests generated by ATALANTA and COMPACTEST. We then determined the exclusive-or modules that do not have all input combinations applied at their inputs. Thus we were able to calculate the fault coverage without performing fault simulation. The results are listed in Table IX be used. One such method is to add patterns to the given test set for the circuit.
The parity tree M can be tested under the general fault model with only four tests [12] . However, the inputs to M are the outputs of the circuit under test, hence it may not be possible to apply these tests. It appears that the more the logical dependence between the primary outputs, the harder it is to apply the tests to M . The justification procedure of the D-algorithm can be used to find a suitable assignment to the primary inputs of the CUT, if one exists. Satisfiability-based methods can also be used, but they require that an algebraic representation be extracted from the CUT.
Yet another way of ensuring full testing of M is suggested by a recent theorem on fault detection in parity checkers [lo] , which states that a k-input parity tree can be completely tested for all stuck-line faults by the following k + 1 patterns: (00. . .0, 10. . 0, 010. . .0, e I . . 0 . 01). These test patterns can be easily generated by an on-chip cyclic shift register and applied to the parity tree as shown in Fig. 13 . However, the shift register and multiplexer can have a significant impact on the hardware overhead. For example, the associated overhead for c499 is excessive (125%) while for c432, it is a significant Fig. 13 . On-chip test generation For .M 11%. The overhead tends to decrease for larger circuits; for c6288 it is negligible (0.2%) and it is only 4% for c7552.
VI. CONCLUSION
We have presented an efficient zero-aliasing space compaction approach for multiple-output circuits based on multiplexed parity trees. We exploit the fact that typical ATPG programs sensitize SSL faults to an odd number of primary outputs, a property we call odd sensitization. We have demonstrated that test generation can often be used to achieve zero-aliasing one-step compaction with parity trees. Pin alternative approach to achieving zero aliasing is mulltistep (sequential) compaction, which is based on multiplexed parity trees. We have developed two techniques-output selection and fanout insertion-that achieve multistep transparency. We have shown that the associated hardware overhead is moderate for the ISCAS combinational benchmark circuits. An added benefit of this approach is that very high fault coverage is obtained for faults in the compaction circuit.
The results presented in this paper raise a number of open questions. We have seen that for some circuits such ,as the 74 180 parity checker and the 74 181 ALU, zero aliasing with parity trees can only be achieved via multistep compaction. However, for others such as c432, zero aliasing can also be achieved via one-step compaction by altering the test set. For the latter circuits, can we find efficient algorithmic techniques for constructing zero-aliasing test sets by adding test patterns to a reduced test set? Second, the logic overhead foir both one-step and multistep compaction methods depends on the choice of the test set. Can zero-aliasing test sets be designed to reduce overhead, especially for circuits such as c499? We are currently investigating a two-pronged approach to the zeroaliasing problem that systematically combines test generation with the design of the multiplexed parity tree to reduce the [19] B. Tsuji, A. Ivanov, and Y. Zorian, "Selecting programmable space compactors for BlST using genetic algorithms," in Proc. 1994 Asiun Test Symp., 1994 The TTL Data Book.
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